ABSTRACT DC transformer is the key equipment to interconnect the high voltage dc systems with different voltage levels and build dc grid. Compared with the dc/ac/dc converter based on modular multilevel converter, the non-isolated modular dc/dc converter (MDCC) offers lower cost and higher efficiency, due to the elimination of the ac transformer and reduced submodules (SMs). However, the MDCC based on the half bridge SM (HBSM) can not block the dc short fault. Therefore, the MDCC with the hybrid configuration of the unipolar full-bridge SM (UFBSM) and HBSM, which achieves the dc fault blocking capability, is analysed in this paper, and a damping resistor is introduced in the UFBSM to reduce the ascending voltage of the SM capacitor under dc fault. The fault blocking mechanism of the converter is described, and the fast recovery strategy is presented to ride through the temporary fault. In addition, the design principle of the converter is discussed through a study case. Finally, the simulation performed in Matlab/Simulink verifies the theoretical analysis.
I. INTRODUCTION
Multi-terminal dc (MTDC) transmission technology and dc grid technology are the efficient methods to resolve the problems of renewable energy integration, however, high voltage dc transformers are required to interconnect the apart high voltage dc (HVDC) systems with different voltage levels just like the function of the ac transformers in the ac grid [1] - [4] . The isolated dc/ac/dc converter based on modular multilevel converter (MMC) [5] has been the preferable solution for high voltage dc/dc conversion, mainly due to its scalability and modular design [6] , [7] . However, the MMC based dc/ac/dc converter requires two dc/ac conversion stages leading to high cost. Furthermore, a transformer rated for full input power is also needed, which further increases the system cost and volume. Auto transformer has been the preferable choice in ultra-high voltage ac grid due to its high efficiency and low cost, though it loses the ability of electric isolation. Similarly, electric isolation may not be necessary in the interconnection of HVDC systems, and a novel inductor-capacitor-inductor (LCL) type dc/dc converter presented in [8] is able to achieve high voltage stepping ratio without the need of ac transformer, but the two conversion stages are still required.
After that, [9] presented a non-isolated modular dc/dc converter (MDCC) based on two chains of submodules (SMs). Thanks to one stage conversion, it offers the reduced number of the SMs, and gets rid of the full-rated ac transformer. Thus, the MDCC provides a low-cost solution for the interconnection of HVDC systems with low or medium voltage stepping ratio [10] , [11] . However, a relatively large sine-wave modulated ac circulating current is introduced to keep the charge balance of the SM capacitors [9] , which increases the power loss. To resolve the problem, the MDCC with the stepped 2-level modulation (S2L-MDCC), whose operation principle is similar with that of the conventional buck converter, was presented in [12] . Compared with the sine-wave modulated MDCCs, the S2L-MDCC offers the merits of smaller ac circulating current and higher efficiency.
The major technical challenge of these MDCCs is that the filter inductors implemented at lower-voltage side reach several hundred millihenries [10] - [12] , this is mainly due to the switching speed of state-of-the-art power switches, at ultrahigh voltage and power transfer levels, is not expected to exceed 1 kHz [7] . However, such large inductor with aircore design is technically feasible and widely applied in the constructed line commutation converter (e.g., 600mH, 500kV in [13] ) and MMC based HVDC projects (e.g., 360mH, 200kV in [14] ), and the coupled inductors can be employed to cancel the dc flux and reduce the total core volume [10] , [11] . Moreover, the inductor with air-core design only introduces relatively small power loss with comparison to the power loss of the switches [8] . To sum up, the MDCC may be the promising topology in HVDC application for its feasibility and high-efficiency performance.
The MDCC with the half-bridge SM (HBSM) can functionally converse power at low cost, but when dc short fault occurs, the fault current continues to be fed from the healthy port by the antiparallel diodes of IGBTs in the HBSMs [10] , which is also the main drawback of the HBSM based MMC [16] . As a result, a dc circuit breaker (CB) should be implemented to block the dc fault. Moreover, the operation time of dc CB is about 3 ms [25] , and the rising velocity of the fault current is large [10] . This means the antiparallel diodes may not sustain the fault current flowing through them, so that the diodes or thyristors [15] with higher rated current should be employed, which further increases the system cost. Another way is to employ the bipolar SMs with dc fault blocking capability [16] - [21] , so that the dc CB can be omitted. The full-bridge SM (FBSM) was first reported in [16] to block the dc fault occurs in the MMC for dc/ac conversion, and the MDCC employing the FBSM can effectively block bidirectional dc fault, as discussed in [10] . However, the required IGBTs of the FBSM are doubled that of the HBSM. This not only increases the cost but also results in higher power loss as the current flows through two power devices instead of one. In order to reduce the cost and power loss of the SM, a number of the improved bipolar SM topologies with dc fault blocking capability, e.g., the clamped-double SM (CDSM) [16] , the unipolar full-bridge SM (UFBSM) [18] , [19] , the five-level crossconnected SM (FCSM) [15] and the four-level asymmetric SM (FASM) [20] , have been proposed. Among these topologies, the hybrid configuration of an arm with 50% UFBSM and 50% HBSM can achieve the dc fault blocking capability with the lowest increase of power devices and power loss [18] , [19] . However, these studies mainly focused on the MMC for dc/ac conversion.
In addition, as temporary fault always occurs on overhead HVDC line, once the fault has been cleared, the converter is required to rebuild the dc line voltage and recover the power transmission. The recovery control of HBSM based MMC with dc CB was developed in [27] and [28] , the automatic recovery control of MMC employing the HBSM with double thyristor switches was discussed in [29] , and the fast recovery control of hybrid MMC was proposed in [19] and [23] . However, no discussion of the recovery control of the MDCC has been reported in the published papers.
In this paper, the hybrid configuration of the HBSM and the improved UFBSM with a damping resistor is adopted in the S2L-MDCC to block the dc fault. The damping resistor can dissipate the energy stored in the dc system, so that the ascending voltage of the SM capacitor under dc fault can be reduced, and the fault blocking time can be shortened. Moreover, the fast recovery strategy of the S2L-MDCC under temporary fault is proposed to rebuild the line voltage and recover the power transmission automatically after the fault has been cleared. Finally, the simulation performed in Matlab/Simulink verifies the theoretical analysis.
II. BASIC OPERATION PRINCIPLE OF S2L-MDCC A. SM TOPOLOGIES
Figs. 1(a) and 1(b) respectively show the two basic submodule (SM) topologies, i.e., half-bridge SM (HBSM) and unipolar full-bridge SM (UFBSM). HBSM are widely utilized in the constructed applications due to its economical invest and lower power loss. However, the HBSM based modular dc/dc converter (MDCC) can not block the dc short fault occurs at higher voltage side [10] . Among the existing studies of the SM topologies, the hybrid configuration of the UFBSM and HBSM can achieve the dc fault blocking capability with the lowest increase of power devices and power loss [19] . Thus, the hybrid configuration of the UFBSM and HBSM is adopted in this paper. However, when dc fault occurs, the energy stored in the dc system (e.g., inductors and line capacitor) will flow into the SMs and lift their voltages, so that the SM capacitor voltage may exceed the withstanding voltage of the capacitors or power devices. To solve the problem, the UFBSM with a damping resistor (R-UFBSM) is proposed as shown in Fig. 1(c) . The damping resistor R will not increase the power loss of the converter at normal state (as discussed in Section II-C), while when dc fault occurs, it can dissipate the energy stored in the dc system, so that the ascending voltage of the SM capacitors can be reduced, and the dc fault blocking time can be shortened. But when IGBTs are blocked, the large fault current flowing through the damping resistor R will cause a voltage spike across S 3 and D 3 . Thus, a snubber capacitor C s is paralleled across S 3 to damp the voltage spike, as shown in Fig. 1(c) . Generally, the snubber capacitance is about 2% ∼ 5% of the SM capacitance, which means it will not significantly increase the SM cost. The detailed design principles of the R-UFBSM will be discussed in Section IV-D.
B. CIRCUIT CONFIGURATION OF MDCC
The circuit configuration of the MDCC with dc fault blocking capability is shown in Fig. 2 . It is implemented to interconnect two HVDC systems based on the voltage source converters (VSCs). The rated voltages of two HVDC systems are V dc1 and V dc2 , where V dc1 > V dc2 . By symmetrical connection of two unipolar MDCC, the unipolar configuration of Fig. 2 can be expanded to a bipolar one [10] . The analysis in this paper are based upon the unipolar configuration and are equally valid for the bipolar case as well. The MDCC is comprised of two chains of cascaded SMs (abbreviated as chain-links). Chain-link 1 contains m R-UFBSMs and (n − m) HBSMs, chain-link 2 contains n HBSMs (n > m). An arm inductor L a is connected in series with chain-link 1, and a filter inductor is implemented to suppress the current ripple flowing through V dc2 . To achieve the dc fault blocking capability, the required number of the R-UFBSMs, i.e., m, is related to the lower voltage V dc2 , which will be discussed in Section IV-B. Three-phase interleaving configuration is employed to suppress the input and output current ripples, and the filter inductors may employ coupled inductors to cancel the dc flux and reduce the total core volume [10] , [11] . As the operation principle of each phase leg is the same (the phase of each phase leg is alternated by 2π /3), one-phase converter is taken as an example to discuss the normal operation principle and the fast recovery strategy in the following sections. Fig. 3 exhibits the basic waveforms of the S2L-MDCC at normal state, including the output voltages of chain-links 1 and 2 (v Cl1 and v Cl2 ), the input and output currents of a phase leg (i 1 and i 2 ), total input and output currents (i 1_sum and i 2_sum ). The positive directions are labelled in Fig. 2 . Compared with the sine-wave modulated MDCC, the S2L-MDCC provides smaller ac circulating current and higher efficiency [7] , [12] . As seen from Fig. 3 , relatively large fluctuation still exists in the input current of three-phase converter (i 1_sum ), however, referring to the analysis in [7] , [12] , the distributed capacitance and inductance of a 100-km dc cable can damp the current ripple to only 2% of the dc current. While if low-capacitance dc line (e.g., overhead line) is employed in V dc1 -side HVDC system, discrete dc-link filter may be paralleled across the V dc1 -side port of the converter. At normal state, the IGBT S 3 in the R-UFBSM is switched on, so that D 4 and R are bypassed, which means R will not increase the conduction loss of the converter. The output voltages of chain-links 1 and 2, i.e., v Cl1 and v Cl2 , are both stepped 2-level waveforms. The duty ratios of v Cl1 and v Cl2 are (1−d) and d, respectively, and the amplitudes are both V dc1 . If the rated voltage of the SM capacitor is V C , the required number of the SMs per chain-link is
C. OPERATION PRINCIPLE OF S2L-MDCC AT NORMAL STATE
The voltage conversion ratio of the S2L-MDCC is the same as that of the buck converter [12] , i.e.,
As seen from Fig. 3 , a shift-phase (d s ) exists between v Cl1 and v Cl2 to generate proper ac circulating current to achieve VOLUME 6, 2018 the charge balance of the SM capacitors, and the detailed analysis of the S2L-MDCC at normal state has been proposed in [12] and will not be repeated here.
III. FAST RECOVERY STRATEGY OF S2L-MDCC A. FAULT BLOCKING ANALYSIS UNDER V DC 1 -SIDE FAULT
When V dc1 -side fault occurs, the fault current i 1 rises immediately. Considering the worst condition, if the line voltage discharges to zero, and the output voltages of chain-links 1 and 2 are both V dc1 , the voltage across the arm inductor L a is
Thus, the rising velocity of i 1 can be obtained as
If V dc1 is delivering power to V dc2 , i.e., P > 0, i 2 is positive when the V dc1 -side fault occurs. Subsequent to the fault detection, the system transits to the fault blocking state, i.e., all IGBTs are blocked. Initially, the current flowing through chain-link 1 is negative, and the current flowing through chain-link 2 is positive (positive directions are labelled in Fig. 2) . Thus, the capacitors in the UFBSMs are positively inserted, and the capacitors in the HBSMs are bypassed. The fault current paths are depicted as the green and red solid lines in Fig. 4(a) , where chain-link 1 is replaced by a HBSM and a R-UFBSM, chain-link 2 is replaced by two HBSMs. To simplify the analysis, the effect of the snubber capacitor in the R-UFBSM is ignored. The voltages across L a and L f , i.e., v La and v Lf , can be respectively expressed as
The descending velocity of i 1 and i 2 , i.e., α 1 and α 2 , can be respectively obtained as
Generally, the filter inductor L f should be large enough to suppress the current ripple flowing through V dc2 , and the arm inductor should be relatively small to enable high commutation rates [10] , [12] . Therefore, α 2 is much smaller than α 1 , which means i 1 will decrease much faster and reach zero earlier than i 2 , as shown in Fig. 4(e) . To simplify the description, it is called stage I of the fault blocking state. After that, i 1 keeps zero, i 2 and i 3 descend continually until they both reach zero, and the descending velocity of i 2 can still be calculated by (8) . It is called stage II of the fault blocking state. During this stage, the current path of i 2 is depicted as the green solid line in Fig. 4(a) , and the equivalent circuit is shown in Fig. 4(c) . The waveforms of i 1 and i 2 during stages I and II are depicted in Fig. 4(e) . Finally, i 2 decreases to zero, and the converter blocks the V dc1 -side dc fault.
As the duration of stage I is short, and the fault current won't flow through the SM capacitors during stage II, the ascending voltages of the SM capacitors in this case are low.
If V dc2 is delivering power to V dc1 , i.e., P < 0, i 2 is negative when the V dc1 -side fault occurs. Subsequent to the fault detection, all IGBTs are blocked. The fault current paths during the stage are depicted as the green and red solid lines in Fig. 4(b) , and the descending velocity of i 1 and i 2 can still be calculated by (7) and (8) . Similarly, it is called stage I of the fault blocking state. When i 1 and i 2 decrease to the same value, i.e., when i 3 decreases to zero, i 3 will keep zero, then i 1 and i 2 decrease with the same velocity until they both reach zero, as shown in Fig. 4(f) . It is called stage II of the fault blocking state, and the current path of i 2 is depicted as the red solid line in Fig. 4(b) . The equivalent circuit during this stage is actually a RLC oscillating circuit as shown in Fig. 4(d) , where the equivalent resistance of m series connecting damping resistors is mR, the equivalent capacitance of m series connecting SM capacitors is C/m, and the equivalent inductance is L a + L f . It is easy to obtain the equation of the inductor current as
As the duration of stage I is short, the deviation of SM capacitor voltage during stage I can be ignored, so that the initial value of the equivalent capacitor voltage at stage II is mV C . Assume the initial value of the inductor current is I f , and the beginning time of stage II is 0. The inductor current and equivalent capacitor voltage can be respectively expressed as
where
If R = 0, when i 2 decreases to zero, the final voltage of each capacitor in the R-UFBSM, i.e., V Cf , can be obtained as
As pointed earlier, the filter inductor L f is large, which means V Cf will deviate the rated value V C with reference to (12) . This is because the energy stored in the inductors (L a and L f ) will flow into the SM capacitors and lift their voltages when the converter is blocked. The large deviation of the SM capacitor voltage will affect the recovery control of the converter, and may even break down the capacitors or power devices.
Increasing the SM capacitance can effectively reduce the ascending voltage of the SM capacitor, but it also increases the SM volume and cost. The damping resistor employed by the R-UFBSM can dissipate the energy stored in the inductors and reduce the ascending voltage of the SM capacitor. SM capacitance (C = 3mF, R = 0 ) can also reduce the ascending voltage of the SM capacitor, but at the cost of 50% increment of the SM capacitance, in addition, the dc fault blocking time increases about 0.5ms.
B. FAULT BLOCKING ANALYSIS UNDER V DC 2 -SIDE FAULT
Similar with the analysis of the V dc1 -side fault, the analysis of the V dc2 -side fault is also divided into two parts, i.e., P > 0 and P < 0. If P > 0, i 2 is positive when the fault occurs. The converter blocks all IGBTs when the fault is detected. After i 1 decreases to zero, the fault current i 2 will flow through D 2 of the HBSMs in chain-link 2, and the equivalent circuit is shown in Fig. 6(a) . If the conducting voltage of D 2 is V F , the descending velocity of the fault current can be obtained as
Therefore, the fault current i 2 can be naturally extinguished by the freewheeling diodes of the HBSMs, but the fault blocking time will exceed a hundred milliseconds for the low reverse voltage generated by the diodes. Though partial SMs in chain-link 2 can adopt R-UFBSM to accelerate the descending velocity of fault current, it may not be a cost effective solution because the required R-UFBSMs should be comparable to the R-UFBSMs in chain-link 1 in case that the energy stored in L f flow into the R-FUBSMs and dramatically lift their voltages. Suppose p R-UFBSMs are adopted in chain-link, if R = 0, the final voltage of SM capacitor is
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It can be observed that p should be sufficient large to lower V Cf 2 , this will dramatically increase the cost and power loss. Referring to [29] , the dc short-circuit resistance of fault can accelerate the descending velocity of the fault current, and the fault current naturally extinguished in about 100ms, which is tolerated by MMC-HVDC. Thus, the fault current exceeding a hundred milliseconds may also be tolerated by the MDCC, and only HBSMs are employed in chain-link 2 for technical economy.
If P < 0, i 2 is negative when the fault occurs. The converter blocks all IGBTs when the fault is detected. After i 1 decreases to zero, fault current i 2 will flow through D 1 of the HBSMs in chain-link 2 and charge the SM capacitors. The equivalent circuit is shown in Fig. 6(b) . If the initial value of the filter inductor current is I f , the final voltage of the SM capacitor of HBSM, i.e., V Cf , can be obtained as
As n > m, comparing (12) and (14), we have
Inequation (15) indicates that the ascending voltage of the capacitor in the R-UFBSM under V dc1 -side fault is higher than that in the HBSM under V dc2 -side fault. Therefore, the worst case of the deviation of the SM capacitor voltage happens when V dc1 -side fault occurs and P < 0.
C. FAST RECOVERY STRATEGY
As temporary fault always occurs on overhead HVDC line, once the fault has been cleared, the converter should rebuild the dc line voltage and recover the power transmission. The recovery controls of MMC-HVDC have been fully discussed in the published papers, and the fast recovery control of hybrid MMC, which was discussed in [19] and [23] , is employed in the S2L-MDCC.
As for V dc1 -side fault, after the converter blocks the fault, the voltages across chain-links 1 and 2 are −V dc2 and V dc2 , respectively. During the recovery state, the voltage across chain-link 1 should be increased linearly from −V dc2 to (V dc1 -V dc2 ) to gradually charge the V dc1 -side line from 0 to V dc1 [24] . During the pre-charging stage, the number of the negatively inserted UFBSMs are linearly reduced by enabling S 3 (S 1 and S 2 remain blocked), and then the number of the positively inserted UFBSMs are increased by enabling S 1 and S 3 (S 2 remains blocked). If the output voltage of chainlink 1 still not exceed (V dc1 -V dc2 ) when all R-UFBSMs are positively inserted, the bypassed HBSMs are linearly inserted by enabling S 1 . The current paths of the negatively inserted, bypassed and positively inserted states of the R-UFBSM are given in Figs. 7(a)-7(c) . When V dc1 -side line voltage approaches the rated value, the closed-loop control can be restarted.
The fast recovery process of the converter under V dc1 -side fault can be divided into four steps: 1) V dc1 -side fault occurs, fault current i 1 rises quickly. When the fault is detected, the system transits to the fault blocking state: all IGBTs are blocked.
2) After detecting the dc currents decreasing to 0, the converter keeps IGBTs blocked for 250ms, and then transits to the recovery state, i.e., attempts to charge the faulty line and recover the power transmission.
3) If the fault has been cleared, the faulty line voltage can be established. When V dc1 -side line voltage approaches the rated value, the closed-loop control can be restarted. While if the fault has not been cleared, the line voltage will not increase and V dc1 -side current i 1 will rise quickly and exceed the set value, thus, the system will detect the fault again and transmit to the fault blocking state. 4) If the converter recovers power transmission unsuccessfully, it keeps IGBTs blocked for 250ms and then transits to the recovery state again. After three recovery failures, a permanent fault is identified and the system will stop trying to recover power transmission [22] - [24] .
The state transition diagram of the converter under V dc1 -side fault is given in Fig. 8 . As for V dc2 -side fault, during the recovery state, the voltage across chain-link 2 is increased linearly from 0 to V dc2 to gradually charge the V dc2 -side line voltage. And the fast recovery control of the converter under V dc2 -side fault is similar with that under V dc1 -side fault. It should be noted that the fault blocking time when V dc2 -side fault occurs and P > 0 is relatively long as discussed in Section III-B. Therefore, in this case, if the fault blocking time is t fb , the converter keep blocked for 250ms -t fb after the fault current decreases to zero for short recovery time. While if the fault blocking time is longer than 250ms, the system transits to the recovery state immediately when the fault current decreases to zero.
It should be noted that the previous fault analysis and fast recovery strategy are not restricted to the S2L-MDCC, but also applicable for other sine-wave modulated MDCCs.
IV. DESIGN PRINCIPLE OF S2L-MDCC
A study case is given to discuss the design principles of the converter, and the basic parameters are listed in Table 1 . 
A. DESIGNS OF ARM INDUCTOR AND FILTER INDUCTOR
According to (4), if the upper limit of the rising velocity of the fault current is 40A/µs, the arm inductance can be obtained as
The selection of the filter inductance is related to the current ripple requirement of i 2 . If the current ripple per phase leg is I r = 200A (total current ripple will be reduced by the interleaving operation), the filter inductance can be easily obtained as
L f is relatively large because the switching speed of stateof-the-art power switches, at ultrahigh voltage and power transfer levels, is not expected to exceed 1 kHz [7] , and similar problem can be found in the sine-wave modulated MDCCs [9] - [11] . However, such large inductor design is technically feasible and widely applied in the constructed line commutation converter (LCC) [13] and MMC based HVDC projects [14] , and the coupled inductors can be employed to cancel the dc flux and reduce the total core volume (coupled inductors can be installed in bipolar converter or unipolar converter with even phase legs [10] ). For instance, thanks to the mutual inductance, L f can be reduced to about 110mH if the coefficient of mutual induction is 0.8.
Furthermore, high voltage SiC based power switches show the potential for low switching losses even up to frequencies as high as tens of kHz [26] . If the switching frequency can be increased, the filter inductance will be reduced to more acceptable value.
B. ALLOCATION OF R-UFBSMS AND HBSMS
The required number of the SMs per chain-link can be obtained by (1), i.e.,
Considering the V dc1 -side fault, after the fault is blocked, the voltages across chain-links 1 and 2 are respectively (20) v Cl2 = V dc2 (21) To avoid the reignition of the fault current, the minimum negative voltage chain-link 1 should output is −V dc2 , thus, the number of the R-UFBSMs in chain-link 1 should satisfy
Considering several backups, m is selected as 120.
C. DESIGN OF SM CAPACITANCE
With reference to [7] and [12] , quite small SM capacitance is required to satisfy its voltage ripple requirement at normal state due to the stepped 2-level modulation. Thus, the SM capacitance is mainly decided by the deviation of the SM capacitor voltage and the fault blocking time under dc fault. According to the analysis in Section III-B, the worst case of the deviation of the SM capacitor voltage happens when V dc1 -side fault occurs and P < 0. Ignoring the effect of the damping resistor, we can obtain the fault blocking time with reference to (10)
Referring to (12) and (22), it is clear that as C increases, the final voltage of SM capacitor decreases, while the fault blocking time increases. Suppose that I f = −0.8kA. To ensure the fault blocking time not exceed 2 ms, the SM capacitance can be obtained by (22) C ≤ 2mF (24) C is selected as 2mF. Substituting C into (12) yields V cf = 2.5kV. The final voltage of the SM capacitor voltage V Cf can be further reduced by properly selecting the damping resistor.
D. DESIGN OF R-UFBSM
Previous analysis ignores the effect of the snubber capacitor. But when IGBTs are blocked, the fault current will flow through the damping resistor, which generates the voltage spike across S 3 , as shown in Fig. 9(a) . In order to damp the voltage spike, the snubber capacitor C s is paralleled across S 3 , as given in Fig. 1(c) . If the voltage of S 3 , i.e., v S3 , reaches V c when the fault current during stage I of the fault blocking state is totally absorbed by C s , the snubber capacitance can be obtained as
where I p is the peak value of the fault current. If I p = 1.8kA, C s is selected as 80µF, which is only 4% of the SM capacitance. Fig. 9(a) compares the waveforms of v S3 at fault blocking state when C s = 0 and C s = 80µF. VOLUME 6, 2018 It is clear the voltage spike is effectively damped to a low level when C s is introduced.
The selection of the damping resistor R is a trade-off between its effect on the ascending voltage of the SM capacitor and the maximum voltage across S 3 . The simulated waveforms of the R-UFBSM with different damping resistance under V dc1 -side fault are given in Fig. 9(b) . In Fig. 9(b) , as the damping resistance R increases, the ascending voltage of the SM capacitor decreases, the fault blocking time of the converter decreases, but the maximum voltage across S 3 increases. Taking all these factors into consideration, we select 0.5 damping resistance. The ascending voltage of the SM capacitor is 0.32kV, and the maximum voltage across S 3 is 2.35kV.
As the fault blocking time is short (<2ms), the dissipation of the damping resistor will not significantly increase the heat sink volume.
V. SIMULATION VERIFICATION
Transistor-level simulation model of a 320kV/200kV, 480MW three-phase S2L-MDCC is built on Matlab/Simulink to test the theoretical results. Due to too large amount of SMs will dramatically increase the computation complexity, the rated voltage of SM capacitor is set 80kV to make the simulation practical. As a result, chain-link 1 employs 1 HBSM and 3 R-UFBSMs, chain-link 2 employs 4 HBSMs, the SM capacitance is 1/40 of that in Section IV-C, and the damping resistor is 40 times that in Section IV-D, as listed in Table 2 . HVDC 1 is modeled as a voltage source connecting with a dc line, HVDC 2 is modeled as a voltage source, and the lumped parameters of the dc line are listed in Table 2 . Generally, the dc-link short-circuit resistance of nonpermanent faults has the value of several ohms, and it is set 5 in the simulation system. This value mainly affect the fault blocking time when V dc2 -side fault occurs and P > 0.
A. FAULT BLOCKING WAVEFORM
The fault blocking waveforms of the S2L-MDCC when V dc1 -side fault occurs and P < 0 is shown in Fig. 10 , where v C1(j) and v C2(j) (j: 1 ∼ 4) are the capacitor voltages of the SM numbered j in chain-links 1 and 2, respectively. Initially, the converter is at normal state, and P = −480MW. It can be observed that the ripple of i 2_sum is reduced with comparison to that of i 2 , due to the interleaving operation. Though relatively large current ripple still exists in i 1_sum , the fluctuation frequency is tripled so that quite small filter is required to further reduce the current ripple, as discussed in [12] . Moreover, the distributed capacitance and inductance of a dc cable may be enough to bypass the current ripple to acceptable limits [7] , [12] .
At t = 0.1s, a V dc1 -side dc short fault occurs (nears to the V dc1 -side port). Subsequent to the fault occurrence, the fault current i 1 increases immediately. Assume that the fault detection time is t fd = 75µs, the peak fault current reaches 2kA when the fault is detected. Subsequent to the fault detection, all IGBTs are blocked, then i 1 and i 2 both decrease. As L f is far larger than L a , the descending velocity of i 2 is much slower than that of i 1 as shown in Fig. 10 . When i 3 decreases to zero, it keeps zero hereafter, the SM capacitors resonate with L a and L f as discussed in Section III-A. Finally, i 1 and i 2 decrease to zero at t = 0.1018s, and the converter successfully blocks the dc fault. The fault blocking time is about 1.8ms (< 2ms), which verifies the discussion in Section IV-D. As the damping resistor in the R-UFBSM can dissipate part of the energy stored in the inductors, the ascending voltage of the SM capacitor is only about 16% of the rated voltage. 11 exhibits the current waveforms of the power devices of the R-UFBSMs in chain-link 1 (flowing into IGBT is the positive direction). As the peak value of i 1 is 2kA, the peak current flowing through S 1 , D 2 , and D 3 are also 2kA. As the snubber capacitor absorbs the current spike flowing through D 4 and R, the peak current flowing through D 4 is only 0.8kA. The peak current flowing through the power devices of the HBSMs in chain-link 1 is also 2kA. Fig. 12 exhibits the current waveforms of the power devices of the HBSMs in chain-link 2. The peak current flowing through the power devices is 1.2kA because the peak value of i 3 is 1.2kA. The fault blocking waveform of the S2L-MDCC when V dc2 -side fault occurs and P < 0 is shown in Fig. 13 . Initially, the converter is at normal state, and P = −480MW. At t = 0.1s, a V dc2 -side dc short fault occurs. Assume the fault detection time is t fd = 75µs. The fault current i 2 increases slowly for the large filter inductor L f . Subsequent to the fault detection, all IGBTs are blocked, then the fault current i 2 charges the SM capacitors in chain-link 2. At t = 0.1004s, i 2 decreases to zero, and the converter blocks the dc fault. The ascending voltage of the SM capacitor is about 8%, which is lower than that when V dc1 -side fault occurs (16%), this verifies the analysis in Section III.
The fault blocking waveform of the S2L-MDCC when V dc2 -side fault occurs and P > 0 is shown in Fig. 14 . Initially, the converter is at normal state, and P = 480MW. At t = 1s, a V dc2 -side dc short fault occurs and the dc-link short-circuit resistance R sc of dc fault is set 5 . As discussed in Section III-B, the fault current i 2 decreases slowly after the IGBTs are blocked for the small reverse voltage generated by the free-wheeling diodes (several hundred volts). Finally, i 2 decreases to zero in about 160ms. Fig. 14(a) shows the fast recovery waveforms of the S2L-MDCC under 350ms V dc1 -side fault. At t = 1.25s, VOLUME 6, 2018 FIGURE 14. Fault blocking waveforms under V dc2 -side fault (P > 0).
B. FAST RECOVERY WAVEFORM
the system transits to the recovery state and attempts to rebuild the line voltage. However, the fault has not been cleared, and the rising velocity of i 1 is quick. As a result, when i 1 exceeds the set value, the system transits to the fault blocking state again, and i 1 is forced to decrease to zero. At t = 1.5s, the system transits to the recovery state and attempts to rebuild the line voltage again. As the fault has been cleared, V dc1 -side line voltage increases linearly, when it approaches the rated value, the closed-loop control restarts and the power transmission is recovered. Fig. 14(b) shows the waveforms of the S2L-MDCC under permanent V dc1 -side fault. The system fails to recover power transmission at t = 1.25s, 1.5s and 1.75s, respectively. As a result, the permanent fault is identified and the system stops trying to recover power transmission. Fig. 14(c) shows the fast recovery waveforms of the S2L-MDCC under 350ms V dc2 -side fault. Initially, the converter is at normal state, and P = −480MW. At t = 1s, a V dc2 -side dc short fault occurs, when the fault is detected, the system transits to the fault blocking state and blocks the fault. At t = 1.25s, the system transits to the recovery state and attempts to rebuild the V dc2 -side line voltage. However, the fault has not been cleared, and V dc2 -side line voltage does not increase. As V dc2 -side line voltage does not exceed the set value, the system transits to the fault blocking state again. At t = 1.5s, the system transits to the recovery state and attempts to rebuild the V dc2 -side line voltage again. As the fault has been cleared, V dc2 -side line voltage increases linearly. When V dc2 -side line voltage approaches the rated value, the closed-loop control restarts and the power transmission is recovered. 
VI. CONCLUSION
This paper has analysed the S2L-MDCC employing the hybrid configuration of the HBSM and R-UFBSM to achieve bidirectional dc fault blocking capability. Compared with the UFBSM, the proposed R-UFBSM with the damping resistor can reduce the ascending voltage of the SM capacitor under dc fault, and shorten the fault blocking time. The operation principles of the S2L-MDCC at normal, fault blocking, and recovery states are analysed, and the fast recovery strategy is presented to ride through temporary fault. The design principle of the S2L-MDCC is given and verified by the simulation performed in Matlab/Simulink. 
